

### 7.5V to 40V Input Supply, CC/CV Synchronous Buck PWM

#### **Controller with Adjustable Switching Frequency**

#### FEATURES

- Wide 7.5V to 40V Input Voltage Range
- Drive Dual Low Cost N-Channel MOSFETs -Adaptive Shoot-Through-Protection
- High Efficiency Up to 97%
- 0.8V reference with +/- 1.5% accuracy
- Fast Load Transient Response
- Dual Output with Independent Programmable Constant-Current Control
- CC Control Accuracy +/-4%
- Nearly Zero Input Current at Output Over Current Protection or Output Under- Voltage Protection
- Internal Soft-Start
- Programmable Output Cable Compensation
- Adjustable Switching Frequency 100kHz to 1MHz
- Thermal shutdown Protection

- Available in MSOP-10/PP Package
- RoHS Compliant and Halogen Free

#### APPLICATIONS

- Car Charger/Adaptor
- Rechargeable Portable Devices
- Battery Charger

#### DESCRIPTION


The AAP6153A is a voltage mode synchronous buck controller that achieves excellent load and line regulation. The device operates from an input voltage range of 7.5V to 40V.The AAP6153A provides protection functions including: input under-voltage lockout, output under-voltage protection and CC/CV control. The AAP6153A is housed in a MSOP10/PP Package.

# Order Information Top Marking AAP6153 A RU 10 AAP6153A → Part Number Extension Package Type Pin Count Code ES: MSOP10/PP Month Wafer version code Assembly house code Production code Production code


#### ORDERING INFORMATION



#### TYPICAL APPLICATION




#### **PIN CONFIGURATION**



#### **ABSOLUTE MAXIMUM RATINGS**

(Note: Exceeding these limits may damage the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.)
VCC......-0.3V to 44V
PH(DC).....-0.3V to 44V
PH(DC).....-1.0V to (VCC+1)V
UG......-1.0V to (VCC+1)V
UG......-V<sub>PHASE</sub>-0.3)V to (V<sub>BST</sub>+0.3)V
BST......-(V<sub>PHASE</sub>-0.3)V to (V<sub>PHASE</sub>+7)V
FB, FS\_dis, COMP, CS1, CS2, LG.....-0.3V to 7V
Operating Temperature Range .....-40°C to 150°C
Storage Temperature Range .....-55°C to 150°C
ESD Rating



#### **PIN DESCRIPTION**

PIN #	NAME	DESCRIPTION
1	VCC	Supply Input.
2	СОМР	Output pin of error amplifier, Connect an appropriate compensation network between this
		and the Ground pin.
3	FB	Output Voltage Feedback Input.
4	CS2	Output2 Current-Sense(+) Pin.
5	CS1	Output1 Current-Sense(+) Pin.
6	LG	Output to external low-side gate driver
7	UG	Output to external high-side gate driver
8	PH	Switching node. Connect this pin to the drain of low-side MOSFET and the source of
		hide-side MOSFET.
9	BST	Bootstrap pin. Connect a 100nF capacitor for BST pin to PHASE pin. This capacitor provides
		power supply to the integrated high-side MOSFET gate driver.
10	FS_DIS	Switching-frequency set pin/Disable pin. Connect a Resistor between this pin to GND to set
		the switching frequency or pull this pin below 0.44v to shutdown the controller.
Exposed	GND	Ground pin. Connect this pin to the PCB signal ground
Pad		



#### **ELECTRICAL CHACRACTERISTICS**

( $V_{CC}$  = 12V, unless otherwise specified. Typical values are at TA = 25°C.)


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Input			·			
Supply voltage range	V <sub>cc</sub>		7.5		40	V
Supply input current	I <sub>cc</sub>	V <sub>FB</sub> =0.7V	1.3	1.6	2	mA
Shutdown current	I <sub>SD</sub>	V <sub>FS_DIS</sub> <0.44V		1		mA
Power-On Reset			·		•	
Rising VCC threshold				7.0		V
Falling VCC threshold				6.0		V
Oscillator and Soft-Start			·		•	
Curitabina Francisco es	-	R5=60kΩ		100		kHz
Switching Frequency	F <sub>osc</sub>	R5=10 kΩ		500		kHz
Sawtooth Amplitude	ΔV <sub>osc</sub>			1.6		V
Soft-Start Time	T <sub>ss</sub>			3		mS
Reference Voltage					•	
Reference Voltage	V <sub>REF</sub>	Measured at FB Pin	0.793	0.805	0.817	V
Accuracy		T <sub>A</sub> =-20~80°C	-1.5		+1.5	%
PWM Controller Gate Drivers			·		•	
UGATE Maximum Voltage		V <sub>UG</sub> -V <sub>PHASE</sub>	4	5.5	6	V
LGATE Maximum Volatge		V <sub>LG</sub> -V <sub>GND</sub>		5.5		V
UGATE Source OutputImpedance	R <sub>DS(ON)</sub>	IGATE=100mA		5.6		Ω
UGATE Sink OutputImpedance	R <sub>DS(ON)</sub>	IGATE=100mA		2.26		Ω
LGATE Source OutputImpedance	R <sub>DS(ON)</sub>	IGATE=100mA		5.5		Ω
LGATE Sink OutputImpedance	R <sub>DS(ON)</sub>	IGATE=100mA		1.35		Ω
<b>Over current Protection and</b>	FB Under V	oltage Protection				
CS1 threshold	V <sub>CS1</sub>		82.5	85	87.5	mV
CS2 threshold	V <sub>CS2</sub>		82.5	85	87.5	mV
Over Voltage Threshold as				110		0/
percentage of V <sub>OUT</sub>	V <sub>OVP</sub>			110		%
FB Under Voltage Threshold	V <sub>FB-UV</sub>			350		mV
Popuelo Timo	т	FB UV, F <sub>sw</sub> =100kHz		5.5		S
Recycle Time	T <sub>R</sub>	FB UV, F <sub>sw</sub> =500kHz		1.1		S




#### **TYPICAL CHARACTERISTICS**

(Typical values are at VIN=12V, VOUT=5V, TA = 25°C unless otherwise specified)


Soft Start





CH1: PH, 5V/div CH2: VIN, 10V/div CH3: I<sub>L</sub>, 1A/div CH4: VOUT, 5V/div TIME: 2ms/div

#### **VOUT Short Protection**




#### **VOUT Short Protection Recovery**

CH2: VOUT, 500mV/div CH3: IL, 5A/div


TIME: 5ms/div


CH1: PH, 5V/div CH3: I<sub>L</sub>, 1A/div CH4: VOUT, 2V/div

TIME: 2ms/dv




CH4: VOUT, 2V/div TIME: 100µs/dv






CH4: VOUT, 2V/div TIME: 100µs/dv










#### **BLOCK DIAGRAM**



#### **DETAIL DESCRIPTION**

The AAP6153A is a synchronous voltage-mode buck PWM controller with programmable dual-output CC/CV control.

#### Initialization

The AAP6153A creates its own internal supplies for use. The POR function continually monitors the input bias supply voltage at the VCC pin. The POR function initiates soft-start operation after VCC supply voltages exceed its POR rising threshold voltage.


#### Soft-start

The AAP6153A has an internal soft-start circuitry to reduce supply inrush current during startup conditions. The typical

soft-start time is about 3ms.The Power-On-Reset function initiates the soft-start process. Once the VCC voltage falls below 6V, the controller will shut down until the voltage exceeds 7V again.

#### Switch Frequency and Disable

FS\_DIS pin has two functions. A resistor to GND sets the internal oscillator frequency for the switching regulator. In addition, if the pin is pulled down towards GND with a low impedance, it will disable the dc/dc regulator until released (at which time a new soft-start cycle will begin). If the FS\_DIS pin is floated, the control is also shutdown.



Switch riequency combinations						
F <sub>sw</sub>	L	C <sub>OUT</sub>	R <sub>ESR</sub>	R2	C2	C3
(kHz)	(uH)	(uF)	(m $\Omega$ )	(k $\Omega$ )	(nF)	(pF)
100	33	220	80	60	15	53
200	22	330	60	82	10	20
300	15	330	60	82	8.2	13
400	10	330	60	82	6.8	10
500	6.8	470	50	82	4.7	53
600	6.8	470	50	82	4.7	53
700	6.8	470	50	82	4.7	53
800	6.8	470	50	82	4.7	53
900	6.8	470	50	82	4.7	53
1000	6.8	470	50	82	4.7	53

Table 1—Compensation Values for TypicalSwitch Frequency Combinations

#### CC/CV control and Output Short

#### Protection

When the load current is less than the current-limit, the AAP6153A will regulate the output voltage and operates in the constant voltage mode. If the load current increased and reached the current-limit point sensed by the CS1 pin or CS2 pin, then the AAP6153A will enter the CC mode, the output voltage will decreasing, If the FB pin voltage lower than 350mV, the controller will stop switching for a long time before initiating a new soft start, if the output over-current condition or output short condition is not removed, the converter will hiccup. By this long time over-current sleeping at or output under-voltage condition, the input current of the system is nearly zero.

#### **OVP and Thermal Shutdown**

If the FB pin voltage is higher than 0.88v (typ), the AAP6153A will immediately stop switching, and the controller will not open the high-side MOSFET until the output voltage decrease to regulation target.

Over temperature protection limits total

## AAP6153A

power dissipation in the device. When the junction temperature exceeds TJ= +150°C, a thermal sensor forces the device into shutdown, allowing the die to cool. The thermal sensor turns the device on again after the junction temperature cools by 15°C.

#### BST Capacitor, Bootstrap Refresh

A capacitor from the PH pin to the BST pin is required for the bootstrap circuit for the High-side Gate driver. The voltage of the PH pin can go as high as the supply voltage during the High-side MOSFET opens. A diode is included on the IC (anode to internal PVCC, cathode to BST pin), such that the PVCC will be the bootstrap supply. In the event that the UGATE is on for an extended period of time, the charge on the BST capacitor can start to sag, raising the R<sub>DS(ON)</sub> of the High-side MOSFET. The AAP6153A has a circuit that detects a long UGATE on-time (15.5 oscillator clock periods), and forces the LG to go high for half an oscillator cycle, which allows the bootstrap capacitor to recharge.

#### **DESIGN PROCEDURE**

#### **Setting Output Voltages**

Output voltages are set by external resistors. The  $V_{REF}$  is 0.805V. According to the typical application diagram:





FIGURE 1. Setting VOUT with a Resistor-Divider



#### **Setting Constant-Current Threshold**

The output constant-current value is set by a sense resistor between CSx (x=1or2) pin and GND, according to the following equation:

$$I_{CC} = \frac{85mV}{R_{CS}}$$

#### **Output Cable Compensation**

Output cable compensation voltage can be set by R1 (FIGURE 1). The relationship between R1 and output cable compensation voltage is calculated below:

If 
$$V_{CS} \ge V_{CS2}$$
,  
 $\Delta V_{0UT1} = \frac{V_{CS1} \cdot R1}{9k\Omega} - V_{CS1}$   
 $\Delta V_{0UT2} = \frac{V_{CS1} \cdot R1}{9k\Omega} - V_{CS2}$ 

If  $V_{CS1} < V_{CS2}$ ,

$$\Delta V_{OUT1} = \frac{V_{CS2} \cdot R1}{9k\Omega} - V_{CS1}$$
$$\Delta V_{OUT2} = \frac{V_{CS2} \cdot R1}{9k\Omega} - V_{CS2}$$




FIGURE 2. Setting Cable compensation( $R_s=25m \Omega$ )

#### **Inductor Selection**

The external components required for the step-down are an inductor, input and output filter capacitors, and compensation RC network. AAP6150Aprovides best efficiency

## AAP6153A

with continuous inductor current. A reasonable inductor value  $(L_{IDEAL})$  can be derived from the following:

$$L_{IDEAL} = \frac{V_{IN}D(1-D)}{f_{SW}I_{OUT}K_{RIPPLE}}$$

Where,  $K_{RIPPLE}$  is the ratio of the inductor peak-to-peak current to the inductor DC current, usually, we set  $K_{RIPPLE}$ between10%-30%. D is the duty cycle:

$$D = \frac{V_{OUT}}{V_{IN}}$$

Given  $L_{IDEAL}$ , the peak-to-peak inductor current is  $K_{RIPPLE}I_{OUT}$ . The absolute-peak inductor current is  $I_{OUT}(1+0.5K_{RIPPLE})$ . Inductance values smaller than  $L_{IDEAL}$  can be used to reduce inductor size; however, if much smaller values are used, inductor current rises, and a larger output capacitance may be required to suppress output ripple. Larger values than  $L_{IDEAL}$  can be used to obtain higher output current, but typically with larger inductor size.

#### **Input Capacitor Selection**

The input capacitor needs to be carefully selected to maintain sufficiently low ripple at the supply input of the converter. A low ESR capacitor is highly recommended. Since large current flows in and out of this capacitor during normal switching, its ESR also affects efficiency.

Use small ceramic capacitors  $(C_{HF})$  for high frequency decoupling and bulk capacitors to supply the surge current needed each time high-side MOSFET turns on.

Place the small ceramic capacitors physically close to the MOSFETs and between the drain of high-side MOSFET and the source of low-side MOSFET.

The input buck capacitor should also be



placed close to the upper-MOSFET's drain and GND, with the shortest layout traces possible. The important parameters for the buck input capacitor are the voltage rating and the RMS current rating. For reliable operation, select the bulk capacitor with voltage and current ratings above the maximum input voltage and largest RMS current required by the circuit. The capacitor voltage rating should be at least 1.25 times greater than the maximum input voltage and a voltage rating of 1.5 times is a conservative guideline.

The RMS current is given by:

$$I_{RMS} = I_{OUT} \frac{V_{OUT}}{V_{IN}} \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

 $I_{RMS}$  has a maximum at  $V_{IN}=2V_{OUT}$ , where  $I_{RMS}=I_{OUT}/2$ . This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief.

#### **Output Capacitor Selection**

The output capacitor is determined by the required ESR to minimize voltage ripple. Moreover, the amount of bulk capacitance is also a key for  $C_{OUT}$  selection to ensure that the control loop is stable. Loop stability can be checked by viewing the load transient response.

The output ripple is given by:

$$\Delta V_{OUT} \le \Delta I_L (R_{ESR} + \frac{1}{8F_{SW}C_{OUT}})$$

The output ripple will be highest at maximum input voltage since  $\Delta I_L$  increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirement.

#### **EMI Consideration**

Since parasitic inductance and capacitance effects in PCB circuitry would cause a spike

## AAP6153A

voltage on PHASE node when high-side MOSFET is turned on/off, this spike voltage on PHASE may impact on EMI performance in the system. In order to enhance EMI performance, there are two methods to suppress the spike voltage. One is to place an RC snubber between PHASE and GND and make them as close as possible to the high-side MOSFET's source and low-side MOSFET's drain. Another method is to add a resistor in series with the bootstrap capacitor C1. But this method will decrease the driving capability to the high-side MOSFET. It is strongly recommended to reserve the RC snubber during PCB layout for EMI improvement. Moreover, reducing the PHASE trace area and keeping the main power in a loop will be helpful on small EMI performance.

#### **APPLICAITION INFORMATION**

Layout is critical to achieve clean and stable operation. The switching power stage requires particular attention. Follow these guidelines for good PC board layout:

1) MOSFETs switch very fast and efficiently. The speed with which the current transitions from one device to another causes voltage spikes across the interconnecting impedances and parasitic circuit elements. The voltage spikes can degrade efficiency and radiate noise, which results in over-voltage stress on devices. Careful component placement layout and printed circuit design can minimize the voltage spikes induced in the converter. Consider, as an example, the turn-off transition of the upper MOSFET prior to turn-off, the upper MOSFET was carrying the full load current. During turn-off, current stops flowing in the upper MOSFET and is picked up by the low side MOSFET or schottky diode. Any inductance in the switched current



path generates a large voltage spikes during the switching interval. Careful component selections, layout of the critical components, and use shorter and wider PCB traces help in minimizing the magnitude of voltage spikes.


2) There are two set of critical components in a DC-DC converter using the AAP6153A. The switching power components are most critical because they switch large amounts of energy, and as such, they tend to generate equally large amounts of noise. The critical small signal components are those connected to sensitive nodes or those supplying critical bypass current.

3) The power components and the PWM controller should be placed firstly. Place the input capacitors, close to the power switches. Place the output inductor and output capacitors between the MOSFETs and the load. Also locate the PWM controller nearby MOSFETs.


## AAP6153A


4) If possible, a multi-layer printed circuit board is recommended. The capacitor  $C_{IN}$  and C<sub>OUT</sub> each of them represents numerous capacitors of input and output. Use a dedicated grounding plane and use vias to ground all critical components to this layer. Apply another solid layer as power plane and cut this plane into smaller islands of common voltage levels. The power plane should support the input power and output power nodes. Use copper filled polygons on the top and bottom circuit layers for the PHASE node is subjected to very high dV/dt voltages, the stray capacitance formed between these islands and the surrounding circuitry will tend to couple switching noise. Use the remaining printed circuit layers for small signal routing. The PCB traces between the PWM controller and the gate of MOSFET and also the traces connecting source of MOSFETs should be sized to carry 2A peak currents.





#### PACKAGE OUTLINE





**MSOP10PACKAGE OUTLINE AND DIMENSIONS** 

Crown has 1	Dimensions In	Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	0.820	1.100	0.032	0.043	
A1	0.020	0.150	0.001	0.006	
A2	0.750	0.950	0.030	0.037	
b	0.180	0.280	0.007	0.011	
с	0.090	0.230	0.004	0.009	
D	2.900	3.100	0.114	0.122	
D1	1.700	1.900	0.067	0.075	
e	0.50 (BSC)		0.020(BSC)		
Е	2.900	3.100	0.114	0.122	
E1	4.750	5.050	0.187	0.199	
E2	1.450	1.650	0.057	0.065	
L	0.400	0.800	0.016	0.028	
θ	0°	6°	0°	6°	